From 6afea6435fa8c5e3a310c03f7862c3da9cfb4afa Mon Sep 17 00:00:00 2001
From: guowenxue <guowenxue@gmail.com>
Date: Thu, 18 Jul 2024 11:09:27 +0800
Subject: [PATCH] Patch:IGKBoard-IMX8MP: Add LVDS panel support

---
 kernel/patches/igkboard-imx8mp/linux-imx-lf-6.1.36-2.1.0.patch |   98 +++++++++++++++++++++++++++++++++++++++++++------
 1 files changed, 86 insertions(+), 12 deletions(-)

diff --git a/kernel/patches/igkboard-imx8mp/linux-imx-lf-6.1.36-2.1.0.patch b/kernel/patches/igkboard-imx8mp/linux-imx-lf-6.1.36-2.1.0.patch
index 35f779b..273847e 100644
--- a/kernel/patches/igkboard-imx8mp/linux-imx-lf-6.1.36-2.1.0.patch
+++ b/kernel/patches/igkboard-imx8mp/linux-imx-lf-6.1.36-2.1.0.patch
@@ -10,12 +10,12 @@
 +dtb-$(CONFIG_ARCH_MXC) += igkboard-imx8mp.dtb
 diff --git a/arch/arm64/boot/dts/freescale/igkboard-imx8mp.dts b/arch/arm64/boot/dts/freescale/igkboard-imx8mp.dts
 new file mode 100644
-index 000000000..016d92023
+index 000000000..5e398c699
 --- /dev/null
 +++ b/arch/arm64/boot/dts/freescale/igkboard-imx8mp.dts
-@@ -0,0 +1,829 @@
+@@ -0,0 +1,903 @@
 +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-+/* 
++/*
 + * Device Tree Source for LingYun IGKBoard(IoT Gateway Kits Board) - imx8mp
 + * Copyright 2023 LingYun IoT System Studio.
 + */
@@ -125,6 +125,37 @@
 +            "LINPUT3", "Mic Jack",
 +            "Mic Jack", "MICB";
 +    };
++
++    lvds0_panel {
++        compatible = "boe,ev121wxm-n10-1850";
++        backlight = <&lvds_backlight>;
++
++        port {
++            panel_lvds_in: endpoint {
++                remote-endpoint = <&lvds_out>;
++            };
++        };
++    };
++
++    lvds_backlight: lvds_backlight {
++        compatible = "pwm-backlight";
++        pwms = <&pwm2 0 100000 0>;
++        status = "okay";
++        enable-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
++        brightness-levels = < 0  1  2  3  4  5  6  7  8  9
++                     10 11 12 13 14 15 16 17 18 19
++                     20 21 22 23 24 25 26 27 28 29
++                     30 31 32 33 34 35 36 37 38 39
++                     40 41 42 43 44 45 46 47 48 49
++                     50 51 52 53 54 55 56 57 58 59
++                     60 61 62 63 64 65 66 67 68 69
++                     70 71 72 73 74 75 76 77 78 79
++                     80 81 82 83 84 85 86 87 88 89
++                     90 91 92 93 94 95 96 97 98 99
++                    100>;
++        default-brightness-level = <80>;
++    };
++
 +};
 +
 +/*+------------------------+
@@ -392,6 +423,43 @@
 +};
 +
 +/*+------------------------+
++  |      LVDS Display      |
++  +------------------------+*/
++
++&pwm2 {
++    pinctrl-names = "default";
++    pinctrl-0 = <&pinctrl_pwm2>;
++    status = "okay";
++};
++
++&lcdif2 {
++    status = "okay";
++};
++
++&ldb {
++    status = "okay";
++
++    lvds-channel@0 {
++        fsl,data-mapping = "spwg";
++        fsl,data-width = <24>;
++        status = "okay";
++
++        /delete-node/ port@1;
++        port@1 {
++            reg = <1>;
++
++            lvds_out: endpoint {
++                remote-endpoint = <&panel_lvds_in>;
++            };
++        };
++    };
++};
++
++&ldb_phy {
++    status = "okay";
++};
++
++/*+------------------------+
 +  |  CAN/RS485 interface   |
 +  +------------------------+*/
 +
@@ -621,33 +689,39 @@
 +        >;
 +    };
 +
-+    pinctrl_pwm1: pwm1grp {
++    pinctrl_pwm1: pwm1grp { /* Buzzer */
 +        fsl,pins = <
 +            MX8MP_IOMUXC_GPIO1_IO08__PWM1_OUT                           0x116
 +        >;
 +    };
 +
-+    pinctrl_pwm3: pwm3grp {
++    pinctrl_pwm2: pwm2grp { /* LVDS */
++        fsl,pins = <
++            MX8MP_IOMUXC_GPIO1_IO11__PWM2_OUT   0x116
++        >;
++    };
++
++    pinctrl_pwm3: pwm3grp { /* RPi#40Pin and MikroBUS */
 +        fsl,pins = <
 +            MX8MP_IOMUXC_SAI5_RXC__PWM3_OUT                             0x116
 +        >;
 +    };
 +
-+    pinctrl_uart1: uart1grp {
++    pinctrl_uart1: uart1grp { /* RPi#40Pin and MikroBUS */
 +        fsl,pins = <
 +            MX8MP_IOMUXC_UART1_RXD__UART1_DCE_RX                        0x140
 +            MX8MP_IOMUXC_UART1_TXD__UART1_DCE_TX                        0x140
 +        >;
 +    };
 +
-+    pinctrl_uart2: uart2grp {
++    pinctrl_uart2: uart2grp { /* Console */
 +        fsl,pins = <
 +            MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX                        0x49
 +            MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX                        0x49
 +        >;
 +    };
 +
-+    pinctrl_uart3: uart3grp {
++    pinctrl_uart3: uart3grp { /* RS485 */
 +        fsl,pins = <
 +            MX8MP_IOMUXC_ECSPI1_SCLK__UART3_DCE_RX                      0x82
 +            MX8MP_IOMUXC_ECSPI1_MOSI__UART3_DCE_TX                      0x82
@@ -668,7 +742,7 @@
 +        >;
 +    };
 +
-+    pinctrl_ecspi2: ecspi2grp {
++    pinctrl_ecspi2: ecspi2grp { /* RPi#40Pin and MikroBUS */
 +        fsl,pins = <
 +            MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK                       0x82
 +            MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI                       0x82
@@ -677,21 +751,21 @@
 +        >;
 +    };
 +
-+    pinctrl_i2c1: i2c1grp {
++    pinctrl_i2c1: i2c1grp { /* PMIC */
 +        fsl,pins = <
 +            MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL                             0x400001c3
 +            MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA                             0x400001c3
 +        >;
 +    };
 +
-+    pinctrl_i2c2: i2c2grp {
++    pinctrl_i2c2: i2c2grp { /* WM8960, MS1112, ISL1208 */
 +        fsl,pins = <
 +            MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL                             0x400001c2
 +            MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA                             0x400001c2
 +        >;
 +    };
 +
-+    pinctrl_i2c5: i2c5grp {
++    pinctrl_i2c5: i2c5grp { /* RPi#40Pin and MikroBUS, HDC1080, AT24C32 */
 +        fsl,pins = <
 +            MX8MP_IOMUXC_SD1_CMD__I2C5_SDA                              0x400001c2
 +            MX8MP_IOMUXC_SD1_CLK__I2C5_SCL                              0x400001c2

--
Gitblit v1.9.1