SLLS271H - MARCH 1997 - REVISED JULY 2006

<ul> <li>4:28 Data Channel Compression at up to 238 MBytes/s Throughput</li> </ul>		PACKAGE PP VIEW)
<ul> <li>Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to Display With Very Low EMI</li> </ul>	V <sub>CC</sub> [ 1 D5 [ 2 D6 [ 3	56 ] D4 55 ] D3 54 ] D2
<ul> <li>28 Data Channels and Clock-In Low-Voltage TTL</li> </ul>	D7 [ 4 GND [ 5	53 GND 52 D1
<ul> <li>4 Data Channels and Clock-Out Low-Voltage Differential</li> </ul>	D8 [ 6 D9 [ 7	F
<ul> <li>Operates From a Single 3.3-V Supply With 250 mW (Typ)</li> </ul>	D10 [ 8 V <sub>CC</sub> [ 9	48 🛛 YOM
<ul> <li>ESD Protection Exceeds 6 kV</li> </ul>	D11 🛛 10 D12 🚺 11	
• 5-V Tolerant Data Inputs	D12 [ 11 D13 [ 12	F
<ul> <li>Selectable Rising or Falling Edge-Triggered Inputs</li> </ul>	GND [ 13 D14 [ 14	3 44 UVDSV <sub>CC</sub>
<ul> <li>Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch</li> </ul>	D15 [ 15 D16 [ 16	5 42 <b>[</b> Y2M
Consumes Less Than 1 mW When Disabled	CLKSEL 🛛 17	
Wide Phase-Lock Input Frequency	D17 🚺 18	····
Range 31 MHz to 68 MHz	D18 [] 19	···· P · •···
<ul> <li>No External Components Required for PLL</li> </ul>	D19 [] 20 GND [] 21	E
• Outputs Meet or Exceed the Requirements	D20 22	E
of ANSI EIA/TIA-644 Standard	D21 23	E
Improved Replacement for the DS90C581	D22 🛛 24	E
	D23 🛛 25	μ •
description		H
The SN75LVDS83 FlatLink transmitter contains four 7-bit parallel-load serial-out shift registers, a	D24 [ 27 D25 [ 28	··· P == •

7× clock synthesizer, and five low-voltage

differential-signaling (LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of single-ended low-voltage TTL (LVTTL) data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82. The SN75LVDS83 can also be used in 21-bit links with the SN75LVDS86 receiver.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected by way of the clock select (CLKSEL) terminal. The frequency of CLKIN is multiplied seven times (7×) and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN75LVDS83 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user. The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level signal on SHTDN clears all internal registers to a low level.

The SN75LVDS83 is characterized for operation over free-air temperature ranges of 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a registered trademark of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997 – 2006, Texas Instruments Incorporated

SLLS271H - MARCH 1997 - REVISED JULY 2006

#### functional block diagram





SLLS271H - MARCH 1997 - REVISED JULY 2006





Figure 1. SN75LVDS83 Load and Shift Timing Sequences

equivalent input and output schematic diagrams





SLLS271H - MARCH 1997 - REVISED JULY 2006

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> (all terminals)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input voltage range, V <sub>I</sub> (all terminals)	–0.5 V to 5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Storage temperature range, T <sub>stg</sub> Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminals.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR <sup>‡</sup>	T <sub>A</sub> = 70°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING
DGG	1377 mW	11.0 mW/°C	822 mW

<sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Differential load impedance, ZL	90		132	Ω
Operating free-air temperature, T <sub>A</sub>	0		70	°C

#### timing requirements

		MIN	NOM M	١X	UNIT
t <sub>C</sub>	Cycle time, input clock	14.7	32	2.3	ns
tw	Pulse duration, high-level input clock	0.4 t <sub>C</sub>	0.0	6t <sub>C</sub>	ns
tt	Transition time, input signal			5	ns
t <sub>su</sub>	Setup time, data, D0 – D27 valid before CLKIN $\uparrow$ or CLKIN $\downarrow$ (see Figure 2)	3			ns
th	Hold time, data, D0 – D27 valid after CLKIN $\uparrow$ or CLKIN $\downarrow$ (see Figure 2)	1.5			ns



SLLS271H - MARCH 1997 - REVISED JULY 2006

### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
VIT	Input threshold voltage			1.4		V
IVOD	Differential steady-state output voltage magnitude		247		454	mV
$\Delta  V_{OD} $	Change in the steady-state differential output voltage magnitude between opposite binary states	$R_L = 100 \Omega$ , See Figure 3			50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage		1.125		1.375	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	See Figure 3			150	mV
Iн	High-level input current	$V_{IH} = V_{CC}$			25	μΑ
۱ <sub>IL</sub>	Low-level input current	$V_{IL} = 0$			±10	μΑ
		$V_{O(Yn)} = 0$			±24	mA
IOS	Short-circuit output current	$V_{OD} = 0$			±12	mA
I <sub>OZ</sub>	High-impedance state output current	$V_{O} = 0$ to $V_{CC}$			±10	μΑ
		Disabled, All inputs at GND			280	μΑ
ICC	Quiescent supply current	$ \begin{array}{ll} \mbox{Enabled}, & \mbox{R}_L = 100 \ \Omega, \\ \mbox{Gray-scale pattern (see Figure 4)}, \\ \mbox{V}_{CC} = 3.3 \ V, & \mbox{t}_C = 15.38 \ ns \end{array} $		72	90	mA
		Enabled, $R_L = 100 \Omega$ , Worst-case pattern (see Figure 5), $t_C = 15.38 \text{ ns}$		85	110	mA
Cl	Input capacitance			3		pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



# SN75LVDS83 **FlatLink<sup>™</sup> TRANSMITTER**

SLLS271H - MARCH 1997 - REVISED JULY 2006

#### switching characteristics over recommended operating conditions (unless otherwise noted)


	0	1 0	•			
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
<sup>t</sup> d0	Delay time, CLKOUT $\uparrow$ to serial bit position 0		-0.2	0	0.2	ns
<sup>t</sup> d1	Delay time, CLKOUT <sup>↑</sup> to serial bit position 1		$\frac{1}{7}t_{C}^{} - 0.2$		$\frac{1}{7}t_{C} + 0.2$	ns
t <sub>d2</sub>	Delay time, CLKOUT <sup>↑</sup> to serial bit position 2		$\frac{2}{7}t_{C}^{} - 0.2$		$\frac{2}{7}t_{c} + 0.2$	ns
t <sub>d3</sub>	Delay time, CLKOUT <sup>↑</sup> to serial bit position 3	t <sub>C</sub> = 15.38 ns (± 0.2%),  Input clock jitter  < 50 ps <sup>‡</sup> , See Figure 6	$\frac{3}{7}t_{C}^{} - 0.2$		$\frac{3}{7}t_{c} + 0.2$	ns
t <sub>d4</sub>	Delay time, CLKOUT <sup>↑</sup> to serial bit position 4	input clock jiller  < 50 ps+, See Figure 6	$\frac{4}{7}t_{C}^{} - 0.2$		$\frac{4}{7}t_{C} + 0.2$	ns
<sup>t</sup> d5	Delay time, CLKOUT $\uparrow$ to serial bit position 5		$\frac{5}{7}t_{C}^{} - 0.2$		$\frac{5}{7}t_{C} + 0.2$	ns
<sup>t</sup> d6	Delay time, CLKOUT $\uparrow$ to serial bit position 6		$\frac{6}{7}t_{C}^{} - 0.2$		$\frac{6}{7}t_{C} + 0.2$	ns
<sup>t</sup> sk(o)	Output skew, $t_n - \frac{n}{7}t_c$		-0.2		0.2	ns
<sup>t</sup> d7	Delay time, CLKIN $\downarrow$ to CLKOUT $\uparrow$	t <sub>C</sub> = 18.51 ns (± 0.2%),  Input clock jitter  < 50 ps‡, See Figure 6	3.75	5.6	7.75	ns
	<b>0</b> + <i>1</i> + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +	$t_{C}$ = 15.38 $\pm$ 0.75 sin (2π500E3t) + 0.05 ns, See Figure 7		±70		ps
∆t <sub>c(o)</sub>	Cycle time, output clock jitter§	$t_{C}$ = 15.38 ± 0.75 sin (2 $\pi$ 3E6t) + 0.05 ns, See Figure 7		±187		ps
t <sub>W</sub>	Pulse duration, high-level output clock			$\frac{4}{7}t_{C}$		ns
tt	Transition time, differential output $(t_r \text{ or } t_f)$	See Figure 3	260	700	1500	ps
t <sub>en</sub>	Enable time, SHTDN↑ to phase lock (Yn valid)	See Figure 8		1		ms
<sup>t</sup> dis	Disable time, $\overline{\text{SHTDN}}\downarrow$ to off state (CLKOUT low)	See Figure 9		250		ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.

Input clock jitter is the magnitude of the change in the input clock period.
 Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15 000 cycles.




SLLS271H - MARCH 1997 - REVISED JULY 2006



NOTE A: All input timing is defined at 1.4 V on an input signal with a 10%-to-90% rise or fall time of less than 5 ns.

Figure 2. Setup and Hold Time Waveforms




(b) WAVEFORMS

Figure 3. Test Load and Voltage Waveforms for LVDS Outputs




SLLS271H - MARCH 1997 - REVISED JULY 2006



D24-27

NOTE A: The 16-grayscale test-pattern test device power consumption for a typical display pattern. Pattern with CLKSEL low shown.

Figure 4. 16-Grayscale Test-Pattern Waveforms




NOTE A: The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs. Pattern with CLKSEL low shown.

Figure 5. Worst-Case Test-Pattern Waveforms



SLLS271H - MARCH 1997 - REVISED JULY 2006



PARAMETER MEASUREMENT INFORMATION

Figure 6. SN75LVDS83 Timing Waveforms



SLLS271H – MARCH 1997 – REVISED JULY 2006




Figure 9. Disable Time Waveforms



SLLS271H - MARCH 1997 - REVISED JULY 2006






Figure 11



SLLS271H – MARCH 1997 – REVISED JULY 2006

							1		
Grap	hic Contro	ller	1	SN75L	VDS83				SN75LVDS82
<u>12-BIT</u>	<u>18-BIT</u>	<u>24-BIT</u>	54	0.11.02			ļ	0	0.11.0212002
RED0	RED0	RED0	51	D0	YOM	48	$\rightarrow \rightarrow \rightarrow \bullet$	9	AOM
RED1	RED1	RED1	52	D1		1			
RED2	RED2	RED2	54	D2			100 Ω <b>≥</b>		
RED3	RED3	RED3	55	D3	YOP	47		10	A0P
RSVD	RED4	RED4	56	D4			1		
RSVD	RED5	RED5	3	D6				44	
NA	NA	RED6	50	D27	Y1M	46		11	A1M
NA	NA	RED7	2	D5				•	
GREEN0	GREEN0	GREEN0	4	D7			<b>100</b> Ω ≷	•	
GREEN1	GREEN1	GREEN1	6	D8	Y1P	45		12	A1P
GREEN2	GREEN2	GREEN2	7	D9					A11
GREEN3	GREEN3	GREEN3	11	D12					
RSVD	GREEN4	GREEN4	12	D13	Y2M	42		15	A2M
RSVD	GREEN5	GREEN5	14	D14					
NA	NA	GREEN6	8	D10		l	<b>1</b> 00 Ω ≥		
NA	NA	GREEN7	10	D11	Y2P	41		16	A2P
BLUE0	BLUE0	BLUE0	15	D15	126			, 	AZF
BLUE1	BLUE1	BLUE1	19	D18		l. i	i		
BLUE2	BLUE2	BLUE2	20	D19	Y3M	38		19	A3M
BLUE3	BLUE3	BLUE3	22	D20	1011	1	ÍĪJ		
RSVD	BLUE4	BLUE4	23	D21		i	<b>100</b> Ω ≥	•	
RSVD	BLUE5	BLUE5	24	D22	Van	37 🧃	, j	20	400
NA	NA	BLUE6	16	D16	Y3P	1		,	A3P
NA	NA	BLUE7	18	D17		Í	İ		
H_SYNC	H_SYNC	H SYNC	27	D24			1		
V_SYNC	V_SYNC	V SYNC	28	D25		40	1	17	
ENABLE	ENABLE	ENABLE	30	D26	CLKOUTM	<b>+•</b> }	$\rightarrow \rightarrow $	17	CLKINM
NA	NA	RSVD	25	D23		1	1		
CLOCK	CLOCK	CLOCK	31	CLKIN			<b>100</b> Ω ≷		
			See Note A 17	CLKSEL	CLKOUTP	39	<u>→</u>	18	CLKINP


#### **APPLICATION INFORMATION**

NOTES: A. Connect this terminal to  $V_{CC}$  for triggering to the rising edge of the input clock and to GND for the falling edge. B. The five 100- $\Omega$  terminating resistors are recommended to be 0603 types.

#### Figure 12. 24-Bit Color Host To 24-Bit LCD Panel Display Application



SLLS271H - MARCH 1997 - REVISED JULY 2006



#### **APPLICATION INFORMATION**

NOTES: A. Connect this terminal to  $V_{CC}$  for triggering to the rising edge of the input clock and to GND for the falling edge. B. The four 100- $\Omega$  terminating resistors are recommended to be 0603 types.

Figure 13. 24-Bit Color Host To 18-Bit LCD Panel Display Application



#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN75LVDS83DGG	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS83DGGG4	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS83DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS83DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensic	ns are nominal	
		1

Device	Package Type	Package Drawing	Pins		Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVDS83DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1



# PACKAGE MATERIALS INFORMATION

5-Jul-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVDS83DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0

# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated